-2-

Application No. 10/606,724 Reply to Office Action of October 13, 2006

## Amendments to the Claims:

This listing of claims replaces all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

- (Original) An apparatus for efficiently performing parallel processing of high-speed single-bit samples comprising:
- a single-bit sampler for converting an analog signal into serial single-bit samples;
- a serial-to-parallel converter for converting the single-bit samples from the single-bit sampler into parallel single-bit samples; and
- a digital quadrature mix for performing real-to-complex conversion, filtering, and decimation-by-two of the parallel single-bit samples from the serial-to-parallel converter and for providing parallel in-phase (I) and quadrature (Q) output values.
- 2. (Original) The apparatus for efficiently performing parallel processing of high-speed single-bit samples of claim 1 wherein said digital quadrature mix performs an Fs/4 mix wherein Fs is the sample rate.
- 3. (Original) The apparatus for efficiently performing parallel processing of high-speed single-bit samples of claim 2 wherein said digital quadrature mix comprises logic operations that route and invert the parallel single-bit samples resulting in the parallel I and Q single-bit output values.

- 3 -

Application No. 10/606,724 Reply to Office Action of October 13, 2006

- 4. (Original) The apparatus for efficiently performing parallel processing of high-speed single-bit samples of claim 1 further comprising a filter and decimate stage to filter and decimate the parallel I and Q single-bit output values.
- 5. (Original) The apparatus for efficiently performing parallel processing of high-speed single-bit samples of claim 4 wherein said filter and decimate stage comprises a boxcar decimation filter comprising a plurality of filter and decimate functions.
- 6. (Original) The apparatus for efficiently performing parallel processing of high-speed single-bit samples of claim 5 wherein each of said plurality of filter and decimate functions comprise:
- a NOR gate having two inputs connected to outputs of said digital quadrature mix; and

an exclusive NOR gate having two inputs connected to the two inputs of the NOR gate.

7. (Original) A method for efficiently performing parallel processing of high-speed single-bit samples comprising the steps of:

converting an analog signal into serial single-bit samples with a single-bit sampler;

converting the single-bit samples from the single-bit sampler into parallel single-bit samples with a serial-to-parallel converter; and

P.09

- 4 -

Application No. 10/606,724 Reply to Office Action of October 13, 2006

performing a real-to-complex conversion of the parallel single-bit samples from the serial-to-parallel converter in a digital quadrature mix;

filtering and decimating the parallel single-bit samples from the serial-toparallel converter in the digital quadrature mix; and

providing parallel in-phase (I) and quadrature (Q) output values from the digital quadrature mix.

- (Original) The method for efficiently performing parallel processing 8. of high-speed single-bit samples of claim 7 wherein the step of performing the real-to-complex conversions further comprises the step of performing an Fs/4 mix wherein Fs is the sample rate.
- 9. (Original) The method for efficiently performing parallel processing of high-speed single-bit samples of claim 8 wherein the step of providing inphase and quadrature output values further comprises routing and inverting the parallel single-bit samples with logic operations within said digital quadrature mix.
- (Original) The method for efficiently performing parallel processing 10. of high-speed single-bit samples of claim 9 further comprising the steps of filtering and decimating the parallel I and Q single-bit output values in a filter and decimate stage.
- 11. (Original) The method for efficiently performing parallel processing of high-speed single-bit samples of claim 10 wherein the step of filtering and decimating the parallel I and Q single-bit output values is performed by a boxcar decimation filter comprising a plurality of filter and decimate functions.

P.10

- 5 -

Application No. 10/606,724 Reply to Office Action of October 13, 2006

- (Original) Apparatus for efficient parallel processing for use with a 12. single-bit sampler that provides single-bit samples at a high sample rate comprising:
- a serial-to-parallel converter for converting the single-bit samples into parallel single-bit samples; and
- a digital quadrature mix for performing an Fs/4 frequency shift to the parallel single-bit samples and simultaneously performing real-to-complex conversion of the parallel single-bit samples from the serial-to-parallel converter to provide parallel in-phase (I) and quadrature (Q) output values at an Fs/4 intermediate frequency (IF).
- 13. (Original) The apparatus for efficient parallel processing for use with a single-bit sampler that provides single-bit samples at a high sample rate of claim 12 wherein the serial-to-parallel converter comprises shift register stages that provide a memory for use in functional realization of a boxcar filter and decimation stage in the digital quadrature mix.
- 14. (Original) The apparatus for efficient parallel processing for use with a single-bit sampler that provides single-bit samples at a high sample rate of claim 12 wherein said digital quadrature mix comprises logic operations that route and invert the parallel single-bit samples resulting in the parallel I and Q single-bit output values.
- (Original) The apparatus for efficient parallel processing for use 15. with a single-bit sampler that provides single-bit samples at a high sample rate of claim 12 further comprising a filter and decimate stage to filter and decimate the parallel i and Q single-bit output values.

P.11

- 6 -

Application No. 10/606,724 Reply to Office Action of October 13, 2006

- (Original) The apparatus for efficient parallel processing for use with a single-bit sampler that provides single-bit samples at a high sample rate of claim 15 wherein said filter and decimate stage comprises a boxcar decimation filter comprising a plurality of filter and decimate functions.
- (Original) The apparatus for efficient parallel processing for use 17. with a single-bit sampler that provides single-bit samples at a high sample rate of claim 16 wherein each of said plurality of filter and decimate functions decimateby-two and comprise:
- a NOR gate having two inputs connected to outputs of said digital quadrature mix; and

an exclusive NOR gate having two inputs connected to the two inputs of the NOR gate.

- (Original) The apparatus for efficient parallel processing for use 18. with a single-bit sampler that provides single-bit samples at a high sample rate of claim 16 wherein each of said plurality of filter and decimate functions decimateby-four and comprise logic cells that form a two's complement three-bit output from four input bits.
- (Original) The apparatus for efficient parallel processing for use 19. with a single-bit sampler that provides single-bit samples at a high sample rate of claim 16 wherein each of said plurality of filter and decimate functions decimateby-eight and comprise two decimate-by-four functions with the outputs of said decimate-by-four functions combined in a three-in four-out adder.

-7-

Application No. 10/606,724
Reply to Office Action of October 13, 2006

20. (New) An apparatus for efficiently performing parallel processing of high-speed single-bit samples comprising:

a single-bit sampler for converting an analog signal into serial single-bit samples;

a serial-to-parallel converter for converting the single-bit samples from the single-bit sampler into parallel single-bit samples;

a digital quadrature mix for performing real-to-complex conversion, filtering, and decimation-by-two of the parallel single-bit samples from the serial-to-parallel converter and for providing parallel in-phase (I) and quadrature (Q) output values;

a filter and decimate stage to filter and decimate the parallel I and Q single-bit output values, wherein said filter and decimate stage comprises a boxcar decimation filter comprising a plurality of filter and decimate functions, wherein each of said plurality of filter and decimate functions comprise:

a NOR gate having two inputs connected to outputs of said digital quadrature mix; and

an exclusive NOR gate having two inputs connected to the two inputs of the NOR gate.